



GR1DR4B-E2GB/XXX Rev A

256MX72 PC-2700 ECC REGISTERED DDR DIMM based on 128MBX4, 4BANKS, 8K REFRESH with SPD

GENERAL DESCRIPTION

The Gigaram GR1DR4B-E2GB/XXX is 256M bit x 72 Double Data Rate SDRAM high density memory modules. The Gigaram GR1DR4B-E2GB/XXX consists of thirty six CMOS 128M x 4 bit with 4banks Double Data Rate SDRAMs in 60 Ball FBGA packages, mounted on a 184pin glass-epoxy substrate. Four 0.22uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM. The GR1DR4B-E2GB/XXX is Dual In-line memory Modules and intend-ed for mounting into 184pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory systems applications.

FEATURE

- Power supply: Vdd : 2.5V ± 0.2V, Vddq : 2.5V ± 0.2 V
- Double-data-rate architecture; two data transfers per clock cycle
- Bi-directional data strobe (DQS)
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transition with CK transition
- Programmable Read latency 2, 2.5, 3 (clock)
- Programmable Burst length (2, 4, 8)
- Programmable Bust type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto & Self refresh, 7.8us refresh interval (8K/64ms refresh)
- Serial Presence detect with EEPROM
- PCB: **Height 1200mil**, double sided component

PIN CONFIGURATIONS (Front side/ back Side)

| Pin | Front | Pin | Front | Pin | Front | Pin | Back | Pin | Back | Pin | Back |
|-----|--------|-----|-------|-----|-------|-----|-------|-----|-------|-----|--------|
| 1 | VREF | 32 | A5 | 62 | VDDQ | 93 | VSS | 124 | VSS | 154 | /RAS |
| 2 | DQ0 | 33 | DQ24 | 63 | /WE | 94 | DQ4 | 125 | A6 | 155 | DQ45 |
| 3 | VSS | 34 | VSS | 64 | DQ41 | 95 | DQ5 | 126 | AQ28 | 156 | VDDQ |
| 4 | DQ1 | 35 | DQ25 | 65 | /CAS | 96 | VDDQ | 127 | AQ29 | 157 | /CS0 |
| 5 | DQS0 | 36 | DQS3 | 66 | VSS | 97 | DQS9 | 128 | VDDQ | 158 | /CS1 |
| 6 | DQ2 | 37 | A4 | 67 | DQS5 | 98 | DQ6 | 129 | DQS12 | 159 | DQS14 |
| 7 | VDD | 38 | VDD | 68 | DQ42 | 99 | DQ7 | 130 | A3 | 160 | VSS |
| 8 | DQ3 | 39 | DQ26 | 69 | DQ43 | 100 | VSS | 131 | DQ30 | 161 | DQ46 |
| 9 | NC | 40 | DQ27 | 70 | VDD | 101 | NC | 132 | VSS | 162 | DQ47 |
| 10 | /RESET | 41 | A2 | 71 | */CS2 | 102 | NC | 133 | DQ31 | 163 | */CS3 |
| 11 | VSS | 42 | VSS | 72 | DQ48 | 103 | NC | 134 | CB4 | 164 | VDDQ |
| 12 | DQ8 | 43 | A1 | 73 | DQ49 | 104 | VDDQ | 135 | CB5 | 165 | DQ52 |
| 13 | DQ9 | 44 | CB0 | 74 | VSS | 105 | DQ12 | 136 | VDDQ | 166 | DQ53 |
| 14 | DQS1 | 45 | CB1 | 75 | *CK2 | 106 | DQ13 | 137 | CK0 | 167 | *A13 |
| 15 | VDDQ | 46 | VDD | 76 | */CK2 | 107 | DQS10 | 138 | /CK0 | 168 | VDD |
| 16 | *CK1 | 47 | DQS8 | 77 | VDDQ | 108 | VDD | 139 | VSS | 169 | DQS15 |
| 17 | */CK1 | 48 | A0 | 78 | DQS6 | 109 | DQ14 | 140 | CQS17 | 170 | DQ54 |
| 18 | VSS | 49 | CB2 | 79 | DQ50 | 110 | DQ15 | 141 | A10 | 171 | DQ55 |
| 19 | DQ10 | 50 | VSS | 80 | DQ51 | 111 | CKE1 | 142 | CB6 | 172 | VDDQ |
| 20 | DQ11 | 51 | CB3 | 81 | VSS | 112 | VDDQ | 143 | VDDQ | 173 | NC |
| 21 | CKE0 | 52 | BA1 | 82 | VDDID | 113 | *BA2 | 144 | CB7 | 174 | DQ60 |
| 22 | VDDQ | KEY | | 83 | DQ56 | 114 | DQ20 | KEY | | 175 | DQ61 |
| 23 | DQ16 | 53 | DQ32 | 84 | DQ57 | 115 | A12 | 145 | VSS | 176 | VSS |
| 24 | DQ17 | 54 | VDDQ | 85 | VDD | 116 | VSS | 146 | DQ36 | 177 | DQS16 |
| 25 | DQS2 | 55 | DQ33 | 86 | DQ57 | 117 | DQ21 | 147 | DQ37 | 178 | DQ62 |
| 26 | VSS | 56 | DQS4 | 87 | DQ58 | 118 | A11 | 148 | VDD | 179 | DQ63 |
| 27 | A9 | 57 | DQ34 | 88 | DQ59 | 119 | DQS11 | 149 | DQS13 | 180 | VDDQ |
| 28 | DQ18 | 58 | VSS | 89 | VSS | 120 | VDD | 150 | DQ38 | 181 | SA0 |
| 29 | A7 | 59 | BA0 | 90 | NC | 121 | DQ22 | 151 | DQ39 | 182 | SA1 |
| 30 | VDDQ | 60 | DQ35 | 91 | SDA | 122 | A8 | 152 | VSS | 183 | SA2 |
| 31 | DQ19 | 61 | DQ40 | 92 | SCL | 123 | DQ23 | 153 | DQ44 | 184 | VDDSPD |

PIN DESCRIPTION

| Pin Name | Function |
|--------------|---|
| A0 ~ A12 | Address input (Multiplexed) |
| BA0 ~ BA1 | Bank Selected Address |
| DQ0 ~ DQ63 | Data input/output |
| CB0 ~ CB7 | Check bit(Data-in/data-out) |
| DQS0 ~ DQS17 | Data Strobe input/output |
| CK0, /CK0 | Clock input |
| CKE0, CKE1 | Clock enable input |
| /CS0, /CS1 | Chip select input |
| /RAS | Row address strobe |
| /CAS | Column address strobe |
| /WE | Write enable |
| VDD | Power supply (2.5V) |
| VDDQ | Power supply for DQS (2.5V) |
| VSS | Ground |
| VREF | Power supply for reference |
| VDDSPD | Serial EEPROM Power supply (2.3V to 3.6V) |
| SDA | Serial data I/O |
| SCL | Serial clock |
| SA0 2 | Address in EEPROM |
| VDDID | VDD identification flag |
| /RESET | Reset enable |
| NC | No connection |

* These pins are not used in this module.

Gigaram Inc. reserves the right to change products and specifications without notice.

OPERATING FREQUENCIES

| | DDR333@CL=2.5 | DDR266@CL=2 | DDR266@CL=2.5 |
|--------------|---------------|-------------|---------------|
| Speed @CL2 | 133MHz | 133MHz | 100MHz |
| Speed @CL2.5 | 166MHz | 133MHz | 133MHz |
| CL-tRCD-tRP | 2.5-3-3 | 2-3-3 | 2.5-3-3 |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|-------------------|--------------------|------|
| Voltage on any pin relative V_{SS} | V_{IN}, V_{OUT} | -0.5 ~ 3.6 | V |
| Voltage on V_{DD} supply relative to V_{SS} | V_{DD}, V_{DDQ} | -1.0 ~ 3.6 | V |
| Storage temperature | T_{STG} | -55 ~ +150 | °C |
| Power dissipation | P_D | 1.5*# of Component | W |
| Short circuit current | I_{OS} | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS (SSTL_2 In/Out)

Recommended operating conditions (Voltage referenced to $V_{SS}=0V$, $T_A=0$ to 70 °C)

| Parameter | Symbol | Min | Max | Unit | Note |
|--|---------------|------------------|------------------|------|------|
| Supply voltage (for device with a nominal V_{DD} of 2.5V for DDR266/333) | V_{DD} | 2.3 | 2.7 | V | |
| I/O Supply voltage (device with a nominal V_{DD} of 2.5V, DDR266/333) | V_{DDQ} | 2.3 | 2.7 | V | |
| I/O Reference voltage | V_{REF} | 0.49 x V_{DDQ} | 0.51 x V_{DDQ} | V | 1 |
| I/O Termination voltage (system) | V_{TT} | $V_{REF} - 0.04$ | $V_{REF} + 0.04$ | V | 2 |
| Input logic high voltage | $V_{IH} (DC)$ | $V_{REF} + 0.15$ | $V_{DDQ} + 0.3$ | V | |
| Input logic low voltage | $V_{IL} (DC)$ | -0.3 | $V_{REF} - 0.15$ | V | |
| Input voltage level, CK and /CK inputs | $V_{IN} (DC)$ | -0.3 | $V_{DDQ} + 0.3$ | V | |
| Input differential voltage, CK and /CK inputs | $V_{ID} (DC)$ | 0.36 | $V_{DDQ} + 0.6$ | V | 3 |
| V-I Matching: Pull up to Pull down current ratio | $VI(Rstio)$ | 0.71 | 1.4 | | 4 |
| Input leakage current | I_I | -2 | 2 | uA | |
| Output leakage current | I_{OZ} | -5 | 5 | uA | |
| Output high current (Normal strength driver); $V_{OUT} = V_{TT} + 0.84V$ | I_{OH} | -16.8 | | mA | |
| Output high current (Normal Strength driver); $V_{OUT} = V_{TT} - 0.84V$ | I_{OL} | 16.8 | | mA | |
| Output high current (Half strength driver); $V_{OUT} = V_{TT} + 0.45V$ | I_{OH} | -9 | | mA | |
| Output high current (Half strength driver); $V_{OUT} = V_{TT} - 0.45V$ | I_{OL} | 9 | | mA | |

Note: 1. V_{REF} is expected to be equal to 0.5 x V_{DDQ} of the transmitting device, and to track variations in the DC level of same. Peak-to-peak noise on V_{REF} may not exceed +/-2% of the DC value.

2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of V_{REF} .

3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on /CK.

4. The ratio of the pull up current to the pull down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages from 0.25V to 1.0V. For a given output, it represents the maximum difference between pull up and pull down drivers due to process variation. The full variation in the ratio of the maximum pull up and pull down current will not exceed 1.7 for device drain to source voltage from 0.1 to 1.0.

AC OPERATING CONDITIONS


| Parameter/Condition | Symbol | Min | Max | Unit | Note |
|---|----------------------|-----------------------------|-----------------------------|------|------|
| Input high (Logic 1) voltage, DQ,DQS and DM signals | V _{IH} (AC) | V _{REF} +0.31 | | V | |
| Input low (Logic 0) voltage, DQ,DQS and DM signals | V _{IL} (AC) | | V _{REF} -0.31 | V | |
| Input differential voltage, CK and /CK inputs | V _{ID} (AC) | 0.7 | V _{DDQ} +0.6 | V | 1 |
| Input crossing point voltage, CK and /CK inputs | V _{IX} (AC) | 0.5 x V _{DDQ} -0.2 | 0.5 x V _{DDQ} +0.2 | V | 2 |

Note

1. V_{ID} is the magnitude of the difference between the input level on CK and the input on /CK
2. The value of V_{IX} is expected to equal 0.5 x V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

AC OPERATING TEST CONDITIONS (VDD = 2.5V, VDDQ = 2.5V, TA= 0 to 70°C)

| Parameter | Value | Unit | Note |
|--|---|------|------|
| Input reference voltage for Clock | 0.5 x V _{DDQ} | V | |
| Input signal maximum peak swing | 1.5 | V | |
| Input levels (V _{IH} /V _{IL}) | V _{REF} +0.31/V _{REF} -0.31 | V | |
| Input timing measurement reference level | V _{REF} | V | |
| Output timing measurement reference level | V _{TT} | V | |
| Output load condition | See Load Circuit | | |



INPUT/OUTPUT CAPACITANCE (TA = 25°C, f = 100MHz)

| Parameter | Symbol | Min | Max | Unit |
|--|--------|-----|-----|------|
| Input capacitance (A0~A12, BA0~BA1, /RAS, /CAS, /WE) | CIN1 | 9 | 11 | pF |
| Input capacitance (CKE0) | CIN2 | 9 | 11 | pF |
| Input capacitance (/CS0) | CIN3 | 9 | 11 | pF |
| Input capacitance (CLK0, /CLK0) | CIN4 | 11 | 12 | pF |
| Input capacitance (DM0~DM8) | CIN5 | 13 | 15 | pF |
| Data & DQS input/output capacitance (DQ0~DQ63) | COUT1 | 13 | 15 | pF |
| Input capacitance (CB0~CB7) | COUT2 | 13 | 15 | pF |

AC TIMING PARAMETERS & SPECIFICATIONS

| Parameter | Symbol | DDR333 CL=2.5 | | DDR266 CL=2.0 | | DDR266 CL=2.5 | | Unit | Note | |
|---|--------|---------------|------|---------------|-------|---------------|-------|------|--------|--|
| | | Min | Max | Min | Max | Min | Max | | | |
| Row cycle time | tRC | 60 | | 65 | | 65 | | ns | | |
| Refresh row cycle time | tRFC | 72 | | 75 | | 75 | | ns | | |
| Row active time | tRAS | 42 | 70K | 45 | 70K | 45 | 70K | ns | | |
| /RAS to /CAS delay | tRCD | 18 | | 20 | | 20 | | ns | | |
| Row precharge time | tRP | 18 | | 20 | | 20 | | ns | | |
| Row active to Row active delay | tRRD | 12 | | 15 | | 15 | | ns | | |
| Write recovery time | tWR | 15 | | 15 | | 15 | | ns | | |
| Last data in to Read Command | tWTR | 1 | | 1 | | 1 | | tCK | | |
| Clock cycle time | tCK | CL = 2.0 | 7.5 | 12 | 7.5 | 12 | 10 | 12 | ns | |
| | | CL = 2.5 | 6 | 12 | 7.5 | 12 | 7.5 | 12 | ns | |
| Clock high level width | tCH | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | tCK | | |
| Clock low level width | tCL | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | tCK | | |
| DQS-out access time from CK, /CK | tDQSCK | -0.6 | +0.6 | -0.75 | +0.75 | -0.75 | +0.75 | ns | | |
| Output data access time from CK, /CK | tAC | -0.7 | +0.7 | -0.75 | +0.75 | -0.75 | +0.75 | ns | | |
| Data strobe edge to output data edge | tDQSQ | - | 0.45 | - | 0.5 | - | 0.5 | ns | 12 | |
| Read preamble | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | tCK | | |
| Read postamble | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tCK | | |
| CK to valid DQS-in | tDQSS | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | tCK | | |
| DQS-in setup time | tWPRES | 0 | | 0 | | 0 | | ns | 3 | |
| DQS-in hold time | tWPRE | 0.25 | | 0.25 | | 0.25 | | tCK | | |
| DQS falling edge to CK rising-setup time | tDSS | 0.2 | | 0.2 | | 0.2 | | tCK | | |
| DQS falling edge from CK rising-hold time | tDSH | 0.2 | | 0.2 | | 0.2 | | tCK | | |
| DQS-in high level width | tDQSH | 0.35 | | 0.35 | | 0.35 | | tCK | | |
| DQS-in low level width | tDQSL | 0.35 | | 0.35 | | 0.35 | | tCK | | |
| Address and Control Input setup time (fast) | tIS | 0.75 | | 0.9 | | 0.9 | | ns | 5, 7~9 | |
| Address and Control Input hold time (fast) | tIH | 0.75 | | 0.9 | | 0.9 | | ns | 5, 7~9 | |
| Address and Control Input setup time (slow) | tIS | 0.8 | | 1.0 | | 1.0 | | ns | 6~9 | |
| Address and Control Input hold time (slow) | tIH | 0.8 | | 1.0 | | 1.0 | | ns | 6~9 | |
| Data-out high impedance time from CK, /CK | tHZ | -0.7 | +0.7 | -0.75 | +0.75 | -0.75 | +0.75 | ns | 1 | |
| Data-out low impedance time from CK, /CK | tLZ | -0.7 | +0.7 | -0.75 | +0.75 | -0.75 | +0.75 | ns | 1 | |
| Mode register set cycle time | tMRD | 12 | | 15 | | 15 | | ns | | |
| DQ & DM setup time to DQS | tDS | 0.45 | | 0.5 | | 0.5 | | ns | 14, 15 | |
| DQ & DM hold time to DQS | tDH | 0.45 | | 0.5 | | 0.5 | | ns | 14, 15 | |
| Control & Address input pulse width | tIPW | 2.2 | | 2.2 | | 2.5 | | ns | 8 | |
| DQ & DM input pulse width | tDIPW | 1.75 | | 1.75 | | 1.75 | | ns | 8 | |
| Exit self refresh to non-Read command | tXSNR | 75 | | 75 | | 75 | | ns | | |
| Exit self refresh to read command | tXSRD | 200 | | 200 | | 200 | | tCK | | |
| Refresh interval time | tREFI | | 7.8 | | 7.8 | | 7.8 | us | 4 | |
| Output DQS valid window | tQH | tHP -tQHS | - | tHP -tQHS | - | tHP -tQHS | - | ns | 11 | |

AC TIMING PARAMETERS & SPECIFICATIONS (Continued)

| Parameter | Symbol | DDR333 CL=2.5 | | DDR266 CL=2.0 | | DDR266 CL=2.5 | | Unit | Note |
|---|--------|-------------------------------------|------|-------------------------------------|------|-------------------------------------|------|------|--------|
| | | Min | Max | Min | Max | Min | Max | | |
| Clock half period | tHP | tCLmin or tCHmin | - | tCLmin or tCHmin | - | tCLmin or tCHmin | - | ns | 10, 11 |
| Data hold skew factor | tQHS | | 0.55 | | 0.75 | | 0.75 | ns | 11 |
| DQS write postamble time | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tCK | 12 |
| Active to Read with Auto precharge command | tRAP | 18 | | 20 | | 20 | | | |
| Autoprecharge write recovery + Precharge time | tDAL | (tWR/tC K) + (tRP/tCK) | | (tWR/tC K) + (tRP/tC K) | | (tWR/tC K) + (tRP/tC K) | | tCK | 13 |

1. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
2. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
3. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. when no writes were previously in progress on the bus, DQS will be transitioning from High- Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
4. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
5. For command/address input slew rate ≥ 1.0 V/ns
6. For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns
7. For CK & CK slew rate ≥ 1.0 V/ns
8. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
9. Slew Rate is measured between VOH(ac) and VOL(ac).
10. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH)....For example, tCL and tCH are = 50% of the period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.
11. tQH = tHP - tQHS, where: tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p channel to n-channel variation of the output drivers.
12. tDQSQ - Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
13. tDAL = (tWR/tCK) + (tRP/tCK)
14. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions. The delta rise/fall rate is calculated as: $\{1/(\text{Slew Rate}1)\} - \{1/(\text{Slew Rate}2)\}$
15. Below table is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser of the lesser of the AC - AC slew rate and the DC- DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either VIH(ac) to VIL(ac) or VIH(DC) to VIL(DC), and similarly for rising transitions.

Input/Output Setup & Hold Time Derating for Slew Rate




| I/O Setup/Hold Slew Rate | ΔtDS | ΔtDH | Units | Note |
|--------------------------|--------------|--------------|-------|------|
| 0.5 V/ns | 0 | 0 | Ps | 15 |
| 0.4 V/ns | +75 | +75 | Ps | 15 |
| 0.3 V/ns | +150 | +150 | ps | 15 |

COMMAND TRUTH TABLE

| COMMAND | | CKEn-1 | CKEn | CS | RAS | CAS | WE | BA0, 1 | A10/AP | A0~A9 A11, A12 | NOTE | |
|---------------------------------|------------------------|--------|------|----|-----|-----|----|---------|----------------------------------|-------------------|------|---|
| Register | Extended MRS | H | X | L | L | L | L | OP CODE | | | 1,2 | |
| Register | Mode Register Set | H | X | L | L | L | L | OP CODE | | | 1,2 | |
| Refresh | Auto Refresh | | H | H | L | L | L | H | X | | 3 | |
| | Self Refresh | Entry | | L | | | | | | | 3 | |
| | | Exit | L | H | L | H | H | H | X | | 3 | |
| | | | H | X | | | | | | | X | X |
| Bank Active & Row Address | | H | X | L | L | H | H | V | ROW ADDRESS (A0~A9, A11, A12) | | | |
| Read & Column Address | Auto Precharge Disable | H | X | L | H | L | H | V | L | COLUMN ADDRESS | 4 | |
| | Auto Precharge Enable | | | | | | | | H | | 4 | |
| Write & Column Address | Auto Precharge Disable | H | X | L | H | L | L | V | L | COLUMN ADDRESS | 4 | |
| | Auto Precharge Enable | | | | | | | | H | | 4, 6 | |
| Burst Stop | | H | X | L | H | H | L | X | | | 7 | |
| Precharge | Bank Selection | | H | X | L | L | H | L | V | L | X | |
| | All Banks | | | | | | | | X | H | | 5 |
| Active Power Down | Entry | H | L | H | X | X | X | X | | | | |
| | | | | L | V | V | V | | | | | |
| Precharge Power Down Mode | Entry | H | L | H | X | X | X | X | | | | |
| | | | | L | H | H | H | | | | | |
| | Exit | L | H | H | X | X | X | | | | | |
| | | | | L | V | V | V | | | | | |
| DM | | H | X | | | | | X | | 8 | | |
| No operation (NOP): Not Defined | | H | X | H | X | X | X | X | | | 9 | |
| | | | | L | H | H | H | | | | 9 | |

- Note:
- OP Code: Operand Code. A0~A12 & BA0~BA1: Program keys. (@EMRS/MRS)
 - EMRS/MRS can be issued only at all banks precharge state.
A new command can be issued 2 clock cycles after EMRS or MRS.
 - Auto refresh functions are same as the CBR refresh of DRAM.
The automatic precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
 - BA₀-BA₁: Bank select addresses.
If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.
If BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank B is selected.
If BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank C is selected.
If both BA₀ and BA₁ is "High" at read, write, row active and precharge, bank D is selected.
 - If A₁₀/AP is "High" at row precharge, BA₀ and BA₁ are ignored and all banks are selected.
 - During burst write with auto precharge, new read/write command cannot be issued.
Another bank read/write command can be issued after the end of burst
New row active of the associated bank can be issued at tRP after the end of burst.
 - Burst stop command is valid at every burst length.
 - DM sampled at the rising and falling edges of the DQS and Data-in is masked at both edges (Write DM latency is 0).
 - This combination is not defined for any function, which means "No Operation (NOP)" in DDR SDRAM.

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
 1. DQ to I/O wiring is shown as recommended but may be changed.
 2. DQ/DQS/DM/CKE/CS relationships must be maintained as shown.
 3. DQ, DQS, DM/DQS Registers: 22 Ohms.

PACKAGE DIMENSIONS

